Abstract. The corresponding variation form of the Z-domain transfer function of switched -capacitor integrator(behavioral simulation model) under the impact of op-amp's four nonlinearities are explored in detail in this paper, which are finite direct-current gain(FDCG), nonlinear direct-current gain(NLDCG), slew rate(SR) and gain-bandwidth product(GBW) respectively. It's assumed that the integrator is free from the effect of SR and GBW when dealing with the FDCG and NLDCG, namely, in other words, the sampling and integrating can be finished in a very short time slot. Then based on the total charge conservation in sampling capacitor and integrating one, we find out the relationship between the input and output of the switched-capacitor integrator. After that, the relational expression is further translated into the Z-domain model. Especially, when looking into the effect of the finite SR and GBW, in order to establish the zero-input response during integration phase, we convert the issue into the zero-status response of the equivalent step input utilizing the equivalence principle between the charge and discharge of the sampling capacitor. In such a way, the complexity of the analyzing and calculating is effectively simplified. The presented mathematical analysis in this paper is the theoretical foundation of behavioral modeling and simulation for op-amp's four nonlinear properties employing MATLAB/SIMULINK software tools.
Introduction
As a significant alternative of electronic system's front-end data collecting and converting, discrete timeΔΣ modulator ( Fig.1 ) are widely applied in such fields as wireless communication, computer, consumer electronics, and so on [1, 2] . In earlier stage of theΔΣ modulator design, system topology, primary specification (such as signal-to-noise-and-distortion-ratio (SNDR), effective number of bits (ENOB), spectral characteristic (such as power spectral distribution (PSD)) need to be predicted and evaluated. They are subject to several non-idealities existing in the system to varying degrees including clock jitter(CJ), excess loop delay(ELD), operational non-idealities, KT/C noise, and so forth. To improve the reliability and feasibility of the prediction, it is necessary to implement precise behavioral modeling, simulation for the whole circuit system. Up to now, research about behavioral modeling and simulation is quite common aimed at switched-capacitor (SC) ΔΣ modulator shown in Fig.2 [3, 4] , however the mathematical model was usually employed directly, without enough elaborate exploring for the fundamental problem appeared in the literatures. That's why we conduct a research on it. With the addition of op-amp's nonlinearities one after another in the following derivation, the complexity and accuracy of the derived Z-domain model of SC integrator increase progressively.
FDCG
During integration of the SC integrator in Fig.2 
In the course of integrating, the initial charge of 
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, Then the transfer function of non-ideal SC integrator become [5, 6, 7] 11
Wherein g is known as integration gain, α decaying coefficient of integration output, they are both generated by charge leakage during integration resulted from the op-amp FDCG. Actually g isn't the transient (real time) gain. In the first half period when input signal voltage takes effect, the output voltage is immune to it, hence in practice, g is a delayed gain, approximately the ratio of output voltage at the end time of the clock period to input voltage at the initial moment (in general, due to the relatively high sampling frequency, the input voltage within one clock period is regarded as invariableness). As the ratio between the attenuation value of the initial voltage of output terminal after one clock period and itself, α is brought about by the integrator charge leakage.
Nonlinear DCG
The op-amp DCG is usually considered as constant in most of SC integrator model. Actually, (
It is found that in (2) and (4), 0,non A is the DC gain at the moment of n*Ts, thus
Substituting (9) into the expression of g, α, we obtain
In an optimal situation of infinite op-amp gain, it holds that
Bringing it into (11) (12), result in   
Op-amp Finite GBW and SR
The influence of GBW and SR on its value is excluded from the aforementioned integrator gain calculation. Due to the finite values of both, the output voltage can't arrive at the set value merely ensured by charge conservation, but is dominated by an exponential dependence. So its output value is probably less than the value without taking GBW and SR into account. Accordingly it's possible that the real value of the integration gain g and g 1 at the end point of the nth period is smaller than the above calculated value. Since the gain of the op-amp is quite large, there are only a little decrease relative to the initial output voltage
throughout integration, leading to such a fact that even if it is limited by finite GBW and SR, the initial output voltage can still reduce to the quantity specified by the op-amp FDCG and nonlinearity within a half period integration time. So the output decaying coefficients α and α 1 are unaffected. To confirm the impact of the op-amp's limited GBW and SR on the integration gain, we need to know the transient response of integrator output voltage all through integration.
In the following, the calculation of the transient response of integrator output voltage in integration phase is presented (exponentially establishing process). 
The op-amp output voltage meet
Thus the transfer function of the integrator during integration phase becomes 
Equivalent step input amplitude ,
Vs eq . In integration phase, due to the similar response when discharging
